

Storage Developer Conference September 22-23, 2020

Caching on PMEM: An Iterative Approach

Yao Yue[†] & Juncheng Yang^{†,‡}

[†]Twitter Inc.

[‡]Carnegie Mellon University



Caching on PMEM at Twitter

SD @

- Basic Considerations
- Iterations
 - Testing and modification in lab
 - Testing in prod
 - In-house development for PMEM
- Lessons Learned

Incentives, Hypotheses, & Constraints

Caching @ Twitter

Clusters

>300 in prod

Hosts

many thousands

QPS

max 50M (single cluster)

SLO p999 < 5ms*

Instances

tens of thousands

Job size

2-6 core, 4-48 GiB

Mission critical \Rightarrow availability

SD (20

Large resource footprint \Rightarrow cost

Lots of instances \Rightarrow fast restart

<u>A large scale analysis of hundreds of in-memory cache clusters at Twitter [OSDI'20]</u>

Why Put Cache on PMEM

- Cache more data per instance
 - Reduce TCO if memory bound
 - Improve hit rate

- Take advantage of data durability
 - Graceful shutdown and faster rebuild
 - Improve data availability during maintenance


Constraints

20

Maintainable

- Same codebase
- Retain high-level APIs

- Operable
 - Flexible invocation and configuration
 - Predictable performance



An Iterative Approach


Principles

SD 20

- Show Progress
- Be Flexible
 - Identify issues
 - Modify future plan
- Be Confident
 - Verify hypotheses
 - Meet constraints

The Plan

- 1. Use a modular caching framework
- 2. PMEM with unaltered cache code (lab, prod)
- 3. PMEM with minimally altered cache (lab, prod)
- 4. Design for/with PMEM



SD @

Test Design

Instance density

18-30 instances / host

Object size

Between 64 and 2048 bytes

Dataset size

Between 4GiB and 32 GiB / instance

of Connection per server instance

100 / 1000

R/W ratio

Read-only, read heavy, write heavy

Focuses

Throughput with latency constraints

SD (20

- PMEM vs. DRAM
- Memory mode vs. AppDirect
- Scalability with dataset size
- Bottleneck analysis


Hardware Config (Intel lab)

- · 2 X Intel Xeon 8160 (24)
- · 12 X 32GB DIMM
- 12 X 128GB AEP
- \cdot 2-2-2 config
- · 1 X 25Gb NIC


Test Config

· 30 jobs/host

- · key size 32B
- · 100 conn/job
- · 90R:10W



Datapool Abstraction with PMDK




SD@

Hardware Config (Intel lab)

- · 2 X Intel Xeon 8160 (24)
- \cdot 12 X 32GB DIMM
- 12 X 128GB AEP
- \cdot 2-2-2 config
- \cdot 1 X 25Gb NIC

Test Config

- · 24 jobs/host
- \cdot key size 32B
- · 100 conn/job
- · 90R:10W



2020 Storage Developer Conference. © Twitter Inc. All Rights Reserved.

SD @

Rebuild Performance

Single instance

- 100 GiB of slab data
- complete rebuild: 4 minutes

Concurrent

- 18 instances per host
- complete rebuild: 5 minutes
- Potential impact
 - Speed up maintenance by 1-2 orders of magnitude
 - But needs other changes for real adoption

Hardware Config (Twitter prod)


- · 2 X Intel Xeon 8160 (20)
- \cdot 12 X 16GB DIMM
- 4 X 512GB AEP
- \cdot 2-1-1 config
- \cdot 1 X 25Gb NIC

Test Config

- · 20 jobs/host
- · key size 64B
- · 1000 conn/job
- \cdot read-only

p999 max = 16ms p9999 max = 148ms

Memory mode: throughput 1.08M QPS



Percentile

2020 Storage Developer Conference. © Twitter Inc. All Rights Reserved.

SD @

Hardware Config (Twitter prod)

- · 2 X Intel Xeon 8160 (20)
- \cdot 12 X 16GB DIMM
- 4 X 512GB AEP
- \cdot 2-1-1 config
- · 1 X 25Gb NIC

Test Config

- · 20 jobs/host
- · key size 64B
- · 1000 conn/job
- \cdot read-only

p999 max = 1.4ms p9999 max = 2.5ms

2 100k 5 10k atency (us) SLO: p999 < 5ms 2 1000 5 keys: 10M / 4GiB ---keys: 20M / 9GiB

AppDirect mode: throughput 1.08M QPS

2020 Storage Developer Conference. © Twitter Inc. All Rights Reserved.

keys: 40M / 18GiB keys: 80M / 37GiB

keys: 160M / 74GiB

100

p25

p50

p75

p90

Percentile

p99

p999

p9999

SD @

A "mid-term" Retrospective

• What's cache's bottleneck?

- Network stack
- PMEM bandwidth, if channel number is small

Memory vs AppDirect perf

- AppDirect far more predictable
- Code change is modest

How can we improve our story on recovery?

- Need to rethink metadata layout
- Need to rethink direct use of pointers
- Need to rethink cache operations (future work)

Pelikan Storage Module Redesign

SD (20

• What is PMEM good/bad at?

Sequential and large accesses

• What is a cache's memory access pattern?

Random reads and random writes

Does this remind you of anything?


Pelikan Storage Module Redesign


SD (20

- Log-structured file system/key-value store
- Can we use the same design here?
 - Not really
 - Multiple sources of random memory accesses
- Where are the random memory accesses?
 - Hash table
 - Object storage

Source of Random Memory Access

- Object chained hash table
 - Random read and random write
- Slab memory allocation
 - Object write, expiration, deletion, and eviction*






SD₂₀

How Pelikan Slab Module Optimizes for PMEM

Slab eviction

- Batched evictions without updating metadata for every object
- Object writes are sequential
- Not enough
 - Object expiration
 - Object delete




SD @

Segcache: a Redesign of Storage Module

SD@

Segcache: segment-structured cache



Segcache Overview

- Transform all random PMEM writes into sequential writes
- Move small random metadata reads and writes into DRAM
- Use PMEM only as object store
 - get request: read only once and no write
 - set request: write once sequentially
 - all bookkeeping: sequentially in batch
- Moreover...

*Some of these have already been partially achieved by Pelikan slab module

the secret source why Pelikan is better than Memcached on PMEM 20

Segcache Overview


Better memory efficiency

- Efficient removal of all expired objects
- Small object metadata (38 bytes -> 5 bytes)
- Merge-based segment eviction algorithm
- => 60% memory footprint reduction on Twitter's largest cache cluster

Transform all random writes into sequential writes

SD@


Hash table



Transform all random writes into sequential writes

SD@


- Segment: small log, append only
- Segment headers: shared object metadata



Transform all random writes into sequential writes

SD@


- Delete: remove hash table entry
- Expire: one segment at a time




Move small random metadata operations into DRAM

SD@

Move shared segment header into DRAM





What's Next?

20

- Segcache
 - Performance on real workloads
 - Recovery performance
- Memory hierarchy
 - How to use PMEM
 - => How to use PMEM + DRAM



Lessons Learned

Takeaway for Caching on PMEM

20

- Avoid turning PMEM into new bottleneck
- AppDirect is a clear winner
 - But Memory Mode served its purpose along the way
- Due diligence pays off
- Innovate as needed
- Cache as a more durable service is an exciting but major undertaking

Takeaway for PMEM Adoption

20

- What's the bottleneck for system at runtime?
- What are the business goals?
- What are the (dev, ops) constraints?
- Is there a path with incremental value gain?
- What are the possible exits?
- Transforming software takes time, too.

Q&A, and References

SD₂₀

- [1] Pelikan: <u>http://pelikan.io</u>
- [2] <u>A large scale analysis of hundreds of in-memory cache clusters at Twitter</u> [OSDI'20]