STORAGE DEVELOPER CONFERENCE



Virtual Conference September 28-29, 2021

# Compute Express Link<sup>™</sup> 2.0: A High-Performance Interconnect for Memory Pooling

Presented by Andy Rudoff, Persistent Memory SW Architect, Intel



## Compute Express Link<sup>™</sup>

A New Class of Interconnect



### CXL Consortium

#### **CXL Board of Directors**



Open Industry Standard for Cache Coherent Interconnect

160+ Member Companies



## **Compute Express Link**

• CXL 1.1

June 2019

• CXL 2.0

- Nov 2020
- 1.1 Compatible
- Adds Pooling
- Adds PMem

www.computeexpresslink.org

#### **Introducing CXL**

- Open industry standard for high bandwidth, low-latency interconnect
- Connectivity between host processor and accelerators/ memory device/ smart NIC
- Addresses high-performance computational workloads across AI, ML, HPC, and Comms segments
  - Heterogeneous processing: scalar, vector, matrix, spatial architectures spanning CPU, GPU, FPGA
  - Memory device connectivity
  - PCIe PHY completely leveraged with additional latency optimization
  - Dynamic multiplexing of 3 protocols
- Based on PCIe<sup>®</sup> 5.0 PHY infrastructure
  - Leverages channel, retimers, PHY, Logical, Protocols
  - CXL.io I/O semantics, similar to PCIe mandatory
  - CXL.cache Caching Semantics optional
  - CXL.memory Memory semantics optional



Compute



## **Representative CXL Usages**



(Type 1 Device)

(Type 2 Device)

(Type 3 Device)



## **CXL 2.0 Memory Pooling**

# Benefit of CXL 2.0 Switching Pooling

Memory/Accelerator Pooling with Single Logical Devices

Memory Pooling with Multiple Logical Devices

STORAGE DEVELOPER CONI



#### **Benefits of Persistent Memory**

Moves Persistent Memory from Controller to CXL			Enables Standar of the Memor	dized Management ry and Interface	ement Supports a Wide Variety ace of Industry Form Factors		
Memory	💢 CPU			10°			
	C DRAM CXL 1.1/1.0			10 <sup>1</sup>			
	life i	CXL 2.0		CXL + PM			
		Persistent Memory		10 <sup>2</sup> –10 <sup>3</sup>		Fills the Gap!	
Storage	Performance SSD		104				
		Capacity SSD		105			
	Ø	HDD	106				
			Latency	nanoseconds			

STORAGE DEVELOPER CONFERENCE



## **Persistent Memory Today**

Connecting to the Memory Bus



## Connecting the Memory Bus

Intel's Approach for Optane PMem









STORAGE DEVELOPER CONFERENCE

#### The SNIA NVM Programming Model





#### The SNIA NVM Programming Model







STORAGE DEVELOPER CONFERENCE

## Learnings from ACPI Based Approach

#### Pros

- ACPI NFIT Unified NVDIMM-N and Intel's Optane PMem
  - Helped get enabling upstream early
- DSMs allowed a generic kernel implementation
  - Differences abstracted away by \_DSMs
- Mechanism has evolved gracefully
  - Fairly small additions, few errata

#### Cons

- ACPI dynamic support doesn't scale
  - Hot plug challenging
  - Meant for small number of empty sockets
- DSM complexity hard to maintain
  - Bug fixes, additions logistical challenges
  - Virtually impossible to support multiple devices
  - No generic BIOS





## Adding PMem to CXL

The CXL 2.0 Specification



## CXL 2.0 Changes for PMem

#### Most changes should apply to all memory types

Minimize PMem-specific changes, rest apply to volatile memory too

#### PCIe enumeration

- NFIT isn't used for CXL devices (they aren't NVDIMMs!)
- Leverage PCIe frameworks, including hot plug

#### MMIO registers

Mailbox interface, etc.

#### Command Interface

- Was vendor-private for NVDIMMs
- SW Guide for Driver Writers
  - https://tinyurl.com/7eyje4pu
    - https://cdrdv2.intel.com/v1/dl/getContent/643805?wapkw=CXL%20memory%20device%20sw%20guide



## Mailbox Commands

- Was vendor private
- Standards are a double-edged sword
  - Generic Drivers
  - Committee visit for every change
- Learnings from NVDIMMs helped
  - Leverage what worked
  - Fix pain points

#### Opcode Input Output **Required\*** Payload Payload **Command Set** Combined Command Size (B) Size (B) Bits[15:8] Bits[7:0] Opcode Get Event Records 00h 0100h Μ 20h+ (Section 8.2.9.1.2) Clear Event Records 01h М 0101h 8+ 0 (Section 8.2.9.1.3) Get Event Interrupt 01h Events Policv 02h 0102h М 0 4 (Section 8.2.9.1.4) Set Event Interrupt 03h Policy 0103h М 4 0 (Section 8.2.9.1.5) Get FW Info 0 00h 0200h 0 50h (Section 8.2.9.2.1) Firmware Transfer FW 02h 01h 0201h 0 80h+ 0 (Section 8.2.9.2.2) Update Activate FW 02h 0 2 0 0202h (Section 8.2.9.2.3) Get Timestamp 00h 0 0 0300h 8 (Section 8.2.9.3.1) 03h Timestamp Set Timestamp 01h 0301h 0 8 0 (Section 8.2.9.3.2) Get Supported Logs 00h 0400h М 0 8+ (Section 8.2.9.4.1) 04h Logs Get Log М 01h 0401h 18h 0+ (Section 8.2.9.4.2)

#### **CXL Device Command Opcodes**

## **Memory Device Commands**

- Most added commands  $\rightarrow$
- DSMs are gone
  - OS uses mailbox directly
  - BIOS too
- Much complexity moved:
  - From BIOS to OS
- Allows generic:
  - BIOS
  - OS Drivers





## Example: Identify Memory Device

#### **Identify Memory Device Output Payload**

Byte Offset	Length	Description
0	10h	<b>FW Revision:</b> Contains the revision of the active FW formatted as an ASCII string. This is the same information that may be retrieved with the Get FW Info command.
10h	8	<b>Total Capacity:</b> This field indicates the total usable capacity of the device. Expressed in multiples of 256 MB. Total device usable capacity is divided between volatile only capacity, persistent only capacity, and capacity that can be either volatile or persistent. Total Capacity shall be greater than or equal to the sum of Volatile Only Capacity and Persistent Only Capacity.
18h	8	<b>Volatile Only Capacity:</b> This field indicates the total usable capacity of the device that may only be used as volatile memory. Expressed in multiples of 256 MB.
20h	8	<b>Persistent Only Capacity:</b> This field indicates the total usable capacity of the device that may only be used as persistent memory. Expressed in multiples of 256 MB.
28h	8	<b>Partition Alignment</b> : If the device has capacity that may be used either as volatile memory or persistent memory, this field indicates the partition alignment size. Expressed in multiples of 256 MB. Partitionable capacity is equal to Total Capacity - Volatile Only Capacity - Persistent Only Capacity. If 0, the device doesn't support partitioning the capacity into both volatile and persistent capacity.
		Informational Event I on Size: The number of events the device can



## Memory Device SW Guide

- CXL 2.0 Spec defines commands
  - Can be terse, spec language
- Platforms decide some of the details
  - Example: BIOS on Intel platforms
- Document flows, algorithms



## Interleaving

#### HDM Decoders

- Allow interleaving across devices
- New to PCIe: interleave sets

#### Important concept for PMem

- For volatile memory, changing the interleave may impact performance
- For PMem, changing the interleave loses your data

#### Label Storage Area

- Defined in CXL 2.0 spec
- Provides region (interleave set) and namespace configuration



### Label Example



STORAGE DEVELOPER CONFERENCE

## Hot Plug

Handled by OS

No BIOS in flow

Uses "windows"

BIOS provided

Flow used for PMem

Except boot dev





## Flush-on-fail To Persistence

#### Global Persistent Flush (GPF)

- Analogous to ADR or eADR with NVDIMMs
- Simple when it works
  - Application just relies on it
- More complex when it fails
  - Dirty Shutdown Count
  - Already part of the programming model
  - Code written for NVDIMM still works correctly
    - Provided the model was followed correctly



1 Platform BIOS GPF Init Flow



### SW Enabling

#### Preliminary generic Type 3 CXL Driver already upstream in Linux

Orchestrated by NVDIMM framework maintainer Dan Williams

#### QEMU patches emulating CXL Type 3 devices posted

Written by Ben Widawsky, provided a development platform for the driver

#### Cross-company, cross committee collaboration on specifications

Prevents messy collisions from different implementation decisions



## Summary

#### The programming model remains the same

Applications written to the SNIA programming model continue to work

#### CXL offers:

- Moving PMem off the memory bus
- Scalability (all types of memory)
- Flexibility

#### PMem on CXL specified as of CXL 2.0, published last November

OS enabling is emerging





## Please take a moment to rate this session.

Your feedback is important to us.

