STORAGE DEVELOPER CONFERENCE



Virtual Conference September 28-29, 2021

PCIe[®] 6.0 Specification: A High-Performance Interconnect for Storage Networking Challenges

A SNIA Event

Dr. Mohiuddin Mazumder

Co-chair, PCI-SIG[®] Electrical Work Group

Senior Principal Engineer

Intel Corporation

Agenda



- Background
- Key Metrics and Requirements for PCIe[®] 6.0 Specification
- PAM4 and Error Assumptions/ Characteristics
- Error Correction and Detection: FEC, CRC, and Retry
- Flit Mode
- Ordered Sets handling with high error rate
- Low Power enhancements: L0p
- Area reduction: Shared Credits
- Key Metrics and Requirements for PCIe 6.0 Specification Evaluation
- Conclusions and Call to Action



PCIe[®] Interconnect for Storage



- ~ 70-80% of data-center SSDs use PCIe as the interface because of its
 - High performance data rate and scalable widths (x1, x2, x4, x8, x16)
 - Low latency directly connects storage device to the host
 - Extended RAS (Reliability, Availability, and Serviceability) features
 - Standard form factors (e.g., m.2, u.2, Add-In-Card, and EDSFF)
 - Low power
 - Reduced Total Cost of Ownership
- Examples of usages that benefit most from PCIe (NVMe[®]) SSDs
 - Database, AI/ML, HPC, Virtualization, Edge Computing, Automotive, Gaming, 3D Graphics

Enterprise SSD Capacity Shipment Forecast by Interface



IDC, Worldwide Solid State Drive Forecast Update, 2020–2024, Doc #US45909420, December 2020

PCIe[®] architecture delivers a high performance, low-latency interconnect between the storage SSDs and the host CPU/switch



4 | ©2021 Storage Networking Industry Association ©. PCI-SIG. All Rights Reserved.

STORAGE DEVELOPER CONFERENCE



PCI Express[®] Architecture Advantages





Data Center

Mobile

Embedded

- Single PHY standard
- Low power and high performance
- Alternate protocol support
- Doubling the bandwidth for sixth generation with full backwards compatibility
- A variety of standard form factors
- A robust and mature compliance and interoperability program

Backwards compatibility enable broad ecosystem and makes PCIe architecture a low-cost I/O for diverse applications



Key Metrics for PCIe 6.0 Specification: Requirements



Metrics	Expectations
Data Rate	64 GT/s, PAM4 (double the bandwidth per pin every generation)
Latency	<10ns adder for Transmitter + Receiver over 32.0 GT/s (including FEC) (PCIe usages cannot afford the 100ns FEC latency as networking does with PAM-4)
Bandwidth Inefficiency	<2 % adder over PCIe 5.0 across all payload sizes
Reliability	0 < FIT << 1 for a x16 (FIT – Failure in Time, number of failures in 10 ⁹ hours)
Channel Reach	Similar to PCIe 5.0 under similar set up for Retimer(s) (maximum 2)
Power Efficiency	Better than PCIe 5.0
Low Power	Similar entry/ exit latency for L1 low-power state Addition of a new power state (L0p) to support scalable power consumption with bandwidth usage without interrupting traffic
Plug and Play	Fully backwards compatible with PCIe 1.x through PCIe 5.0
Others	HVM-ready, cost-effective, scalable to hundreds of Lanes in a platform

Need to make the right trade-offs to meet each of these metrics!



PAM4 Signaling at 64 GT/s

PAM4 signaling: Pulse Amplitude Modulation 4-level

- 4 levels (2 bits) in same Unit Interval (UI); 3 eyes
- Helps channel loss (same Nyquist as 32.0 GT/s)

Reduced voltage levels (EH) and eye width increases susceptibility to errors

Gray Coding to help minimize errors in UI

Precoding to minimize errors in a burst

Voltage levels at Tx and Rx define encoding



Sensitivity to noise (xtalk, reflection, and device-related) is a key challenge





Error Assumptions and Characteristics with PAM4

Parameters of interest: FBER and error correlation within Lane and across Lanes

- FBER First Bit Error Rate
 - Probability of the first bit error occurring at the Receiver
- Receiving Lane may see a burst propagated due to DFE
 - The number of errors from the burst can be minimized
 - Constrain DFE tap weights balance TxEQ, CTLE and DFE equalization
- Correlation of errors across Lanes
 - Due to common source of errors (e.g., power supply noise)
 - Conditional probability that a first error in a Lane => errors in nearby Lanes
- BER depends on the FBER and the error correlation in a Lane and across Lanes







Handling Errors and Metrics Used for Evaluation

- Two mechanisms to <u>correct</u> errors
 - Correction through FEC (Forward Error Correction)
 - Latency and complexity increases exponentially with the number of Symbols corrected
 - Detection of errors by CRC => Link Level Retry (a strength of PCIe)
 - Detection is linear: latency, complexity and bandwidth overheads
 - Need a robust CRC to keep FIT << 1 (FIT: Failure in Time No of failures in 10⁹ hours)
- Metrics: Prob of Retry (or b/w loss due to retry) and FIT
- Need to use both means of correction to achieve:
 - Low latency and complexity
 - Retry probability at acceptable level (no noticeable performance impact)
 - Low Bandwidth overhead due to FEC, CRC, and retry

Need to enable low FEC latency (<2ns) to meet the performance needs of performance critical Load/Store I/O





Our Approach: Light-Weight FEC and Retry

- Light-weight FEC, strong CRC, and keep the overall latency (including retry) low so that the Load/Store applications do not suffer latency penalty
- We are better off retrying a packet with 10⁻⁶ (or 10⁻⁵) probability with a retry latency of 100ns vs having a FEC latency impact of 100ns with a much lower retry probability

Metrics vs raw burst error probability 1.80 1.E-01 1.60 1.E-03 1.40 1.E-05 BER 1.E-07 1.20 1.E-09 1.00 Late bility 1.E-11 0.80 1 1.E-13 0.60 1.E-15 0.40 1.E-17 0.20 1.E-19 1.E-21 0.00 1E-4 1E-5 1E-6 1E-7 1E-8 1E-9 **Burst Probability** Retry Prob/ flit (Single Symbol Correct) Retry Prob/ flit (Double Symbol Correct) Effective BER (Single Symbol Correct) Effective BER (Double Symbol Correct)

FIT (Double Symbol Correct)

FIT (Single Symbol Correct)

Low latency mechanism with FBER of 1E-6 to meet the metrics (latency, area, power, bandwidth)





Flit Encoding PCIe[®] 6.0 Architecture: Low-latency with High Efficiency

Low latency improves performance and reduces area

- Flit (flow control unit) based: FEC needs fixed set of bytes
- Correction in flit => CRC (detection) in flits => Retry at flit level
- Lower data rates will also use the same flit once enabled
- Flit size: 256B
 - 236B TLP, 6B DLP, 8B CRC, 6B FEC
 - No Sync hdr, no Framing Token (TLP reformat), no T(DL)LP CRC
 - Improved bandwidth utilization due to overhead amortization
 - Flit Latency: 2ns x16, 4ns x8, 8 ns x4, 16 ns x2, 32 ns x1
 - Guaranteed Ack and credit exchange => low Latency, low storage
- Optimization: Retry error flit only with existing Go-Back-N retry







Electrical Improvements to Achieve Low-latency



- First Bit Error Rate (FBER) < 10-6</p>
 - Pad-to-pad channel loss < 32 dB at 16 GHz</p>
 - Significant crosstalk and reflection reduction
 - Reference clock and CDR improvement
 - Jitter reduction compared to PCIe® 5.0 technology ~ 2x
 - Improvement in Reference Equalization: Tx 2nd pre-cursor, improved CTLE peaking and bandwidth, and 16-tap DFE
- Minimize Burst Error Probability
 - PAM4 precoding
 - Gray coding
 - Limits on DFE taps



Pad-to-Pad Loss and System Routing Length





13" system routing requires -32 dB pad-to-pad loss support and PCB loss of 1.0 dB/in



Summary of Key Electrical Changes in PCIe 6.0 Technology



- 64 GT/s PAM4 requires FEC
- Raw BER (pre-FEC and before any DFE burst error): 1e-06
- Pad-to-pad loss: -32 dB at 16 GHz
- Reference Package Models: ~3-6 dB improvement in reflection and xtalk
- Ref CLK Rj RMS: 100 fs (clean), 150 fs in system simulations
- 4-tap Tx equalization with a 2nd Tx pre-cursor New Preset Table for 64 GT/s
- Tx precoding and gray coding mandatory
- ~2x improvement in silicon jitter
- Reference Rx: Improved CTLE and 16-tap DFE
- Rx eye mask (Top eye: 0.10 UI and 6.0 mV)

A holistic approach to improve Electrical, Logical, and Protocol layers was key to achieve a low-latency PAM4 solution



Assessment of Channel Reach at 64 GT/s

TX

- **Rev0.9 Jitter Specification**
- Fixed best TxEq: Pre2, Pre1, Post1 -> 0.04,-0.2,0
- Tx SNDR: 34 dB
- Tx R_{TERM}: 45 Ohm (to account for DC loss)
- Voltage swing: 0.8V (1.0V for NEXT)
- 2 FEXT / 3 NEXT
- Rise/Fall Time: 0.2 UI

Channel

- Inductive coil based Rev0.7 Package models
- PCB length: 4" 14", AIC length: 4"
- Best available CEM connector
- **BB** and AIC impedance variation: low, nom, high -> 9 cases
- Directions: NRC to RC

RX

- CTLE: Rev 0.9 Spec
- DFE: 16-tap, h1/h0: 0.55, 10-bit Quantization (~1mV)
- Rx R_{TERM}: 50 Ohm

Other

- BER 1e-6
- Eye Mask: Top Eye 6.0 mV / 0.10 UI to maintain





NRC Pad, Bump, Package Routing (SL) & Vias, BGA



Eye Height vs. System Routing Length



CTLE Index 7: DC Gain = - 9 dB CTLE Index 11: DC Gain = - 5 dB

Limits on DFE tap coefficients imposed to minimize DFE error burst probability



Eye Width vs. System Routing Length



Compliant channel solutions are feasible for <=13" system and <=4" AIC routing





Test and various form-factor Specs get developed within 1-2 years of Base Spec completion





PCIe 6.0 Specification: Key Messages

- PCIe 6.0 architecture can meet the needs of storage interconnect solution in the foreseeable future
- 64 GT/s PAM4 doubles the bandwidth with backwards compatibility
- 64-bit CRC, a light FEC, FBER < 1e-06, and link level retry with low (~ 1e-05) retry probability enable low-latency (< 2 ns for x16) and high reliability (FIT << 1)
- PCIe 5.0 architecture-like channel reach is feasible with improvements in circuits and channels





Please take a moment to rate this session.

Your feedback is important to us.



21 | ©2021 Storage Networking Industry Association ©. PCI-SIG. All Rights Reserved.